

SPECIFICATION FOR AMOLED Module

MODULE No:	ID-043OLEDN001
CUSTOMER:	

I-DISPLAY	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

Revision History

[illegible]

Part. No	ID-043OLEDN001	REV	V1.0	Page 2 of 26
----------	----------------	-----	------	--------------

Contents

1. General Specifications	4
2. Outline dimension	5
3. Input/output Terminals	6
3.1 Main TP-FPC Pin Assignment	6
3.2 MCU and Display Module Interface Conflagration	7
4. AMOLED Optical Characteristics	8
4.1 Optical specification	8
5. Electrical Characteristics	11
5.1 Absolute Maximum Rating	11
5.2 DC Electrical Characteristics	11
6. AC Characteristics	12
6.1 MIPI DC Characteristics	12
6.2 MIPI AC Characteristics	13
6.3 Display RESET Timing Characteristics	15
7. Recommended Operating Sequence	16
7.1 Display Power on / off Sequence	16
7.1.1 Power On Sequence	16
7.1.2 Power Off Sequence	16
7.2 Brightness control	16
8. Touch Specification	17
8.1 Touch Design	17
8.2 Electrical Characteristics	17
8.2.1 Maximum Ratings	17
8.2.2 Power supply DC characteristics	17
8.3 TP FPC Pin Assignment	17
9. AMOLED Module Out-Going Quality Level	18
9.1 VISUAL & FUNCTION INSPECTION STANDARD	18
9.1.1 Inspection conditions	18
9.1.2 Definition	18
9.1.3 Sampling Plan	19
9.1.4 Criteria (Visual)	20
10. Reliability Test Result	24
11. Cautions and Handling Precautions	25
11.1 Handling and Operating the Module	25
11.2 Storage and Transportation	25
12. Packing	26

Part. No	ID-043OLEDN001	REV	V1.0	Page 3 of 26
----------	----------------	-----	------	--------------

* **Description**


4.39” is a color active matrix AMOLED module using Low Temperature Poly-silicon Thin Film Transistors as active switching devices. The resolution of a 4.39” AMOLED contains 568x1210 pixels,and can display up to 16.7M colors.

1. General Specifications

Feature		Spec	Remark
Display Spec	Screen Size (inch)	4.39	
	Display Mode	AMOLED	
	Resolution(dot)	568(W)×1210(H)	
	Active Area(mm)	47.3712(W)×100.914 (H)	
	Pixel Pitch (um)	83.4 (W)×83.4(H)	
	Technology Type	LTPS	
	Color Depth	16.7M	
	Interface	MIPI 2 LANE	
Mechanical Characteristics	Polarizer Surface Treatment	HC Coating	
	With TP/Without TP	With TP(on Cell)	
	Module Outline Dimension(W x H x D) (mm)	49.13(W)*103.55(H)*0.75(D)	
Electronic	Driver IC(Type)	SD5207	
	Touch IC(Type)	CST3530	
	Frame Rate	60HZ	

Note 1: Requirements on Environmental Protection: RoHS 2.0.

2. Outline dimension



Part. No	ID-043OLEDN001	REV	V1.0	Page 5 of 26
----------	----------------	-----	------	--------------


3. Input/output Terminals

3.1 Main TP-FPC Pin Assignment

Number	Signal	Description	I/O
1	ELVDD	AMOLED EL Positive power	P
2	ELVDD		
3	ELVDD		
4	ELVSS	AMOLED EL Negative power	P
5	ELVSS		
6	ELVSS		
7	GND	Ground	P
8	AVDD	AMOLED charge pumping power for DDIC	P
9	NC	No Connection	--
10	GND	Ground	P
11	GND	Ground	P
12	D0P	MIPI Data Line	I
13	NC	No Connection	--
14	D0N	MIPI Data Line	I
15	GND	Ground	P
16	GND	Ground	P
17	GND	Ground	P
18	CLKP	MIPI CLK Line	I
19	NC	No Connection	--
20	CLKN	MIPI CLK Line	I
21	GND	Ground	P
22	GND	Ground	P
23	GND	Ground	P
24	D1P	MIPI Data Line	I
25	NC	No Connection	--
26	D1N	MIPI Data Line	I
27	GND	Ground	P
28	GND	Ground	P
29	IOVCC	AMOLED logic power for DDIC	P
30	RESX	Drive IC reset	I
31	VCI	AMOLED logic power for DDIC	P
32	AVDD_EN	AVDD enable	I

33	TP_VCI	Analog Power for Touch Panel	P
34	SWIRE	Control the PMIC	I
35	TP_RST	Reset Pin for Touch Panel	I
36	TE1	Tear Effect	I
37	TP_SCL	Serial Clock Signal for Touch Panel I2C I/F	I
38	TP_SDA	Serial Data Signal for Touch Panel I2C I/F	I
39	TSP_INT	Interrupt Signal for Touch Panel	I

3.2 MCU and Display Module Interface Conflagration



4. AMOLED Optical Characteristics

4.1 Optical specification

Item			Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Contrast Ratio			CR	Θ=0 Normal viewing angle	--	100000:1	--		(1)(2)
Response time	Rising	T _R +T _F	--		-	2	msec	(1)(3)	
	Falling		--						
Color Gamut			S(%)		97	100	--	%	
Brightness Uniformity			W255		85			%	(5)
Brightness			Bp		550	600		cd/m2	
Color Filter Chromaticity	White	W _X	-0.02		0.300	+0.02	(1)(4)		
		W _Y			0.310				
	Red	R _X	-0.03		0.682	+0.04			
		R _Y			0.315				
	Green	G _X			0.236				
		G _Y			0.722				
	Blue	B _X			0.138				
		B _Y			0.046				
Viewing angle	Hor.	Θ _L	CR>10	75	80	--	Degree	(1)(4)	
		Θ _R		75	80	--			
	Ver.	Θ _U		75	80	--			
		Θ _D		75	80	--			
Lifetime				Ta=25℃	20000			hrs	


Measuring Condition

Measuring surrounding : dark room
Ambient temperature : 25±2℃
15min. warm-up time.

Measuring Equipment

FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.


Note (1): Definition of Viewing Angle :




Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$


Note (3): Response Time



Note (4): Definition of optical measurement setup



Note (5): Luminance Uniformity of these 9 points is defined as below:



Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$

Luminance = $\frac{\text{Total Luminance of 9 points}}{9}$

5. Electrical Characteristics

5.1 Absolute Maximum Rating

Maximum Ratings (Voltage Referenced to VSS) VSS=0V, Ta=25°C

Item	Symbol	Min.	Max.	Unit	Note
Analog Power supply	VCI	0	+4	V	Note1
Logic Power supply	VDDIO	0	+4	V	
Analog Power supply	AVDD	0	+10	V	
Positive Power Input	ELVDD	-	+5.0	V	
Negative Power Input	ELVSS	-5.0	-	V	

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Item		Symbol	Min.	Typ.	Max.	Unit	Note
Logic Power Supply		VDDIO	1.65	1.80	1.98	V	
Analog Power Supply		VCI	2.65	3.0	3.60	V	
Analog Power Supply		AVDD	-	7.6	-	V	
Default Positive Output Voltage		ELVDD		4.60		V	
Positive Output Voltage Total Variation				-		%	
Default Negative Output Voltage		ELVSS		-3.50		V	
Negative Output Voltage Total Variation				-		%	
Input Signal Voltage	High Level	VIH	0.70*VDDIO	-	VDDIO	V	
	Low Level	VIL	GND	-	0.30*VDDIO	V	
Output Signal Voltage	High Level	VOH	0.80*VDDIO	-	VDDIO	V	
	Low Level	VOL	GND	-	0.20*VDDIO	V	

Note: The current and power consumption were tested under White pattern, 25°C

6. AC Characteristics

6.1 MIPI DC Characteristics




Figure 8-4-1-1 MIPI DC Characteristics

DC characteristics for MIPI LP mode:

Parameter	Description	Min	Nom	Max	Unit
VIH	Logic 1 input voltage	880			mV
VIL	Logic 0 input voltage			550	mV
VOH	Logic 1 output voltage	1	1.1	1.15	V
VOL	Logic 0 output voltage	-50	-	50	mV

DC characteristics for MIPI HS mode:

Parameter	Description	Min	Nom	Max	Unit
VCMRX(DC)	Common-mode voltage HS receive mode	70		330	mV
VIDTH	Differential input high threshold			70	mV
VIDTL	Differential input low threshold	-70			mV
VIHHS	Single-ended input high voltage			460	mV
VILHS	Single-ended input low voltage	-40			
ZID	Differential input impedance	80	100	120	Ω

This document is the exclusive property of SDMicro and shall not be distributed, reproduced, or disclosed in whole or in part without prior permission of SDMicro.

6.2 MIPI AC Characteristics

[mipi_D-PHY_specification_2.1]

HS clock transmission




Figure 8-4-2-2 HS Clock Transmission

HS Data Transmission Burst




Figure 8-4-2-1 HS Data Transmission

Turnaround Procedure




Figure 8-4-2-3 Turnaround Procedure

Parameter	Description	Min	Typ	Max	Unit	Notes
T _{CLK-MISS}	Timeout for receiver to detect absence of Clock transitions and disable the Clock Lane HS-RX.			60	ns	1, 6
T _{CLK-POST}	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of T _{HS-TRAIL} to the beginning of T _{CLK-TRAIL} .	60 ns + 52*UI			ns	5
T _{CLK-PRE}	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8			UI	5
T _{CLK-PREPARE}	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38		95	ns	5
T _{CLK-SETTLE}	Time interval during which the HS receiver should ignore any Clock Lane HS transitions, starting from the beginning of T _{CLK-PREPARE} .	95		300	ns	6, 7
T _{CLK-TERM-EN}	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses V _{L,MAX} .	Time for Dn to reach V _{TERM-EN}		38	ns	6
T _{CLK-TRAIL}	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60			ns	5
T _{CLK-PREPARE} + T _{CLK-ZERO}	T _{CLK-PREPARE} + time that the transmitter drives the HS-0 state prior to starting the Clock.	300			ns	5
T _{D-TERM-EN}	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses V _{L,MAX} .	Time for Dn to reach V _{TERM-EN}		35 ns + 4*UI		6
T _{EOT}	Transmitted time interval from the start of T _{HS-TRAIL} or T _{CLK-TRAIL} to the start of the LP-11 state following a HS burst.			105 ns + n*12*UI		3, 5
T _{HS-EXIT}	Time that the transmitter drives LP-11 following a HS burst.	100			ns	5

Parameter	Description	Min	Typ	Max	Unit	Notes
T _{HS-PREPARE}	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40 ns + 4*UI		85 ns + 6*UI	ns	5
T _{HS-PREPARE} + T _{HS-ZERO}	T _{HS-PREPARE} + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	145 ns + 10*UI			ns	5
T _{HS-SETTLE}	Time interval during which the HS receiver shall ignore any Data Lane HS transitions, starting from the beginning of T _{HS-PREPARE} . The HS receiver shall ignore any Data Lane transitions before the minimum value, and the HS receiver shall respond to any Data Lane transitions after the maximum value.	85 ns + 6*UI		145 ns + 10*UI	ns	6
T _{HS-SKIP}	Time interval during which the HS-RX should ignore any transitions on the Data Lane, following a HS burst. The end point of the interval is defined as the beginning of the LP-11 state following the HS burst.	40		55 ns + 4*UI	ns	6
T _{HS-TRAIL}	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	max(n*8*UI, 60 ns + n*4*UI)			ns	2, 3, 5
T _{INIT}	See Section 6.11.	100			µs	5
T _{L PX}	Transmitted length of any Low-Power state period	50			ns	4, 5
Ratio T _{L PX}	Ratio of T _{L PX(MASTER)} /T _{L PX(SLAVE)} between Master and Slave side	2/3		3/2		
T _{TA-GET}	Time that the new transmitter drives the Bridge state (LP-00) after accepting control during a Link Turnaround.	5*T _{L PX}			ns	5
T _{TA-GO}	Time that the transmitter drives the Bridge state (LP-00) before releasing control during a Link Turnaround.	4*T _{L PX}			ns	5
T _{TA-SURE}	Time that the new transmitter waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	T _{L PX}		2*T _{L PX}	ns	5
T _{WAKEUP}	Time that a transmitter drives a Mark-1 state prior to a Stop state in order to initiate an exit from ULPS.	1			ms	5

6.3 Display RESET Timing Characteristics

Reset input timing:




Figure 8-6-1 Reset Function

Symbol	Parameter	Related Pins	Min.	Typ.	Max.	Note	Unit
tRESW	*1) Reset low pulse width	RESX	10	-	-	-	us
tREST	*2) Reset complete time				5	When reset applied during sleep in mode	ms
					120	When reset applied during Sleep out mode	ms

7. Recommended Operating Sequence

7.1 Display Power on / off Sequence

7.1.1 Power On Sequence





Figure 8-3-1-1 Power on sequence

- Note: 1.Ton: The time between the VDDIO and the VCI power on, Ton≥0 ms
2.Dotted line is optional.
3. All the power supplies should be stable during display on status.
4. Current of VDDIO, VCI, AVDD should be less than 150mA respectively.

7.1.2 Power Off Sequence



7.2 Brightness control

Inst/Para	R/W	Address		Date Type	Description
		MIPI	Other		
BRTCTRL	W	51h	5100h	Hex	Value form 0~255(FF)

8. Touch Specification

8.1 Touch Design

Item		Description	Notes
Touch Design	Sensor structure	Oncell	
	Sensor pitch	Tx:4.742mm · Rx:5.048mm	
	Sensor pattern	Diamond	
	CH Number	10(Tx) / 20(Rx)	
	CTP IC	CST3530	

8.2 Electrical Characteristics

8.2.1 Maximum Ratings

Item	Symbol	MIN	MAX	Unit
TP power supply Input	TP_VCI	2.7	3.6	V

8.2.2 Power supply DC characteristics

Item	Symbol	MIN	TYP	MAX	Unit
TP power supply Input	TP_VCI	2.8	2.8/3.0/3.3	3.6	V

8.3 TP FPC Pin Assignment

No	Symbol	I/O	Description
1	GND	GND	Ground
2	TP_VCI	Power	Analog Power for Touch Panel
3	TP_RESET	I	Reset Pin for Touch Panel
4	TP_SDA	I/O	SDA pin for Touch Panel
5	TP_SCL	I	SCL pin for Touch Panel
6	TP_INT	O	Interrupt signal for Touch Panel


9. AMOLED Module Out-Going Quality Level

9.1 VISUAL & FUNCTION INSPECTION STANDARD


9.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.

- Temperature : $25\pm5^{\circ}\text{C}$
- Humidity : $65\%\pm10\%\text{RH}$
- Viewing Angle : Normal viewing Angle.
- Illumination: Single fluorescent lamp (300 to 700Lux)
- Viewing distance:30-50cm



9.1.2 Definition



- Zone A : Effective Viewing Area(Character or Digit can be seen)
- Zone B : Viewing Area except Zone A
- Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)
- Zone D : IC Bonding Area

Note:
As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

9.1.3 Sampling Plan




According to GB/T 2828-2003 ; , normal inspection, Class II
AQL:

Major defect	Minor defect
0.65	1.5


No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. etc	Major
2	Missing	Missing components and etc	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed, deformation and etc	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Spot/Line defect	Light dot, Dim spot, (Note1) Polarizer Air Bubble, Polarizer accidented spot and etc	
6	Soldering appearance	Good soldering , Peeling off is not allowed and etc	
7	AMOLED/Polarizer	Black/White spot/line, scratch, crack, etc.	

Note1: a) Light dot: Dots appear bright and unchanged in size in which AMOLED panel is displaying under black pattern.
b) Dim dot: Dots appear dark and unchanged in size in which AMOLED panel is displaying under pure red, green, blue picture.

9.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 AMOLED Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of IT O, T: Height of AM OLED	(1) The edge of AMO LED broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td><Inner border line of the seal</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
	X	Y	Z					
	≤3.0mm	<Inner border line of the seal	≤T					
(2)AMOLED corner broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td>≤L</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	≤L	≤T	
X	Y	Z						
≤3.0mm	≤L	≤T						
(3) AMOLED crack	 Crack Not allowed							

Spot defect



$\Phi=(X+Y)/2$

① light dot (black/white spot , pinhole, stain, etc.)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.10$	Ignore	Ignore	
$0.10 < \Phi \leq 0.25$	4(distance $\geq 10\text{mm}$)		
$0.25 < \Phi \leq 0.35$	3		
$\Phi > 0.4$	0		

② Dim spot (light leakage、dent、dark spot, etc)



Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.1$	Ignore	Ignore	
$0.10 < \Phi \leq 0.25$	4(distance $\geq 10\text{mm}$)		
$0.25 < \Phi \leq 0.35$	3		
$\Phi > 0.4$	0		

③ Polarizer accidented spot

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.2$	Ignore		Ignore
$0.3 < \Phi \leq 0.5$	3(distance $\geq 10\text{mm}$)		
$\Phi > 0.5$	1		

④ Polarizer Bubble

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.1$	Ignore		Ignore
$0.10 < \Phi \leq 0.25$	2(distance $\geq 10\text{mm}$)		
$0.25 < \Phi \leq 0.35$	1		
$\Phi > 0.4$	0		

3.0	AMOLED Pixel defect	Pixel bad points		
		Item	Zone A	Acceptable Qt
		Bright dot	Random	N≤2
			2 dots adjacent	N≤0
			3 dots adjacent	N≤0
		Dark dot	Random	N≤3
			2 dots adjacent	N≤0
			3 dots adjacent	N≤0
		Distance	1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot.	5mm
		Total bright and dark dot		N≤4
		Note: A) Bright dot: Dots appear bright and unchanged in size in which AMOLED panel is displaying under black pattern. B) Dark dot: Dots appear dark and unchanged in size in which AMOLED panel is displaying under pure red, green, blue picture. C) 2 dot adjacent = 1 pair = 2 dots Picture:  2 dot adjacent  2 dot adjacent (vertical)  2 dot adjacent  2 dot adjacent (slant)		

4.0	Line defect (AMOLED /Polarizer backlight black/white line, scratch, stain)  W: width, L : length N : Count	<table border="1"> <tr> <th rowspan="2">Width(mm)</th> <th rowspan="2">Length(m)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> <tr> <td>$\Phi \leq 0.05$</td> <td>Ignore</td> <td colspan="2">Ignore</td> <td rowspan="3">Ignore</td> </tr> <tr> <td>$0.05 < W \leq 0.06$</td> <td>$L \leq 5.0$</td> <td colspan="2">$N \leq 3$</td> </tr> <tr> <td>$0.07 < W \leq 0.08$</td> <td>$L \leq 4.0$</td> <td colspan="2">$N \leq 2$</td> </tr> <tr> <td>$W > 0.08$</td> <td colspan="4">Define as spot defect</td> </tr> </table>	Width(mm)	Length(m)	Acceptable Qty			A	B	C	$\Phi \leq 0.05$	Ignore	Ignore		Ignore	$0.05 < W \leq 0.06$	$L \leq 5.0$	$N \leq 3$		$0.07 < W \leq 0.08$	$L \leq 4.0$	$N \leq 2$		$W > 0.08$	Define as spot defect			
Width(mm)	Length(m)	Acceptable Qty																										
		A	B	C																								
$\Phi \leq 0.05$	Ignore	Ignore		Ignore																								
$0.05 < W \leq 0.06$	$L \leq 5.0$	$N \leq 3$																										
$0.07 < W \leq 0.08$	$L \leq 4.0$	$N \leq 2$																										
$W > 0.08$	Define as spot defect																											
5.0	Electronic Components SMT.	Not allow missing parts, solderless connection, cold solder joint, mismatch, The positive and negative polarity opposite																										
6.0	Display color& Brightness.	1. Color: Measuring the color coordinates, The measurement standard according to the datasheet or samples. 2. Brightness: Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples.																										

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed

10. Reliability Test Result

Item	Condition	Inspection after test
High Temperature Operating	70°C,96HR	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects: 1.Air bubble in the AMOLED; 2.Non-display; 3.Missing segments/line; 4.Glass crack; 5.Current IDD is twice higher than initial value.
Low Temperature Operating	-20°C, 96HR	
High Temperature Storage	80°C, 96HR	
Low Temperature Storage	-30°C, 96HR	
High Temperature & High Humidity Operating	+60°C, 90% RH ,96 hours.	
Thermal Shock (Non-operation)	-10°C,30 min ↔ 60°C,30 min, Change time:5min 20CYC.	
ESD test	C=150pF, R=330,5points/panel Air:±8KV, 5times; Contact:±4KV, 5 times; (Environment: 15°C~35°C, 30%~60%).	
Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)	

- Remark:
- 1.The test samples should be applied to only one test item.
 - 2.Sample size for each test item is 3~10pcs.
 - 3.For Damp Proof Test, Pure water(Resistance > 10MΩ) should be used.
 - 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
 - 5.Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
 - 6. The color fading mura of polarizing filter should not care.

11. Cautions and Handling Precautions

11.1 Handling and Operating the Module

(1) When the module is assembled, it should be attached to the system firmly.

Do not warp or twist the module during assembly work.

(2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.

(3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.

(4) Do not allow drops of water or chemicals to remain on the display surface.

If you have the droplets for a long time, staining and discoloration may occur.

(5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.

(6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.

Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.

(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.

(8) Protect the module from static; it may cause damage to the CMOS ICs.

(9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.

(10) Do not disassemble the module.

(11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.

(12) Pins of I/F connector shall not be touched directly with bare hands.

(13) Do not connect, disconnect the module in the "Power ON" condition.

11.2 Storage and Transportation.

(1) Do not leave the panel in high temperature, and high humidity for a long time.

It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%

(2) Do not store the AMOLED module in direct sunlight.

(3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.

(4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.

In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.

(5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

Part. No	ID-043OLEDN001	REV	V1.0	Page 25 of 26
----------	----------------	-----	------	---------------

12. Packing

----TBD----