

AMOLED+LENS

Product Specification

Model Name: ID-050HDOIN116-C116B

Description: 5.0" HD AMOLED

Doc. Version: 02

Customer:

- ☐ Approved for Preliminary Specification
- ☐ Approved for Final Specification
- ☒ Approved for Final Specification & Sample

此规格只能符合 AMOLED 单体规格，不含整机规格

Prepared by	Checked by	Approved by

Customer's Approval

Contents

1	Features.....	4
1.1	Product Applications.....	4
1.2	Product Features.....	4
2	Mechanical Specifications.....	4
3	Maximum Rating.....	5
4	Electrical Specifications.....	5
4.1	Electrical Characteristics.....	5
4.1.1	Current Characteristic:	5
4.1.2	Application circuit:	7
4.2	I/O Connection and Block Diagrams.....	7
4.2.1	I/O Connection.....	7
4.2.2	Display Module Block Diagram.....	9
4.3	Recommended Operating Sequence.....	9
4.3.1	Power on sequence.....	9
4.3.2	Power off sequence.....	11
4.4	AC Characteristics (MIPI).....	11
4.4.1	HS Data Transmission Burst.....	11
4.4.2	HS Clock Transmission.....	12
4.4.3	Turnaround Procedure.....	12
4.4.4	Timing Parameters.....	13
4.4.5	Timing requirements for RESETB.....	14
5	Electro-Optical Specification.....	16
6	Reliability.....	22
6.1	Environmental Test.....	22
6.2	Electrical Test.....	23
6.3	Mechanical Test.....	23
7	Handling Precautions.....	24
8	Outline Dimension Drawing.....	25
9	Packing Specification.....	26

1 Features

1.1 Product Applications

mobile phone, portable GPS, handheld game console ...

1.2 Product Features

1.2.1 Display color: 16.7M (RGB x 8bits)

1.2.2 Display format: 4.97"HD(720RGBx 1280)

1.2.3 Pixel arrangement: Rendering

1.2.4 Interface: MIPI 4 lanes

1.2.5 Driver IC: RM67295(Raydium)

1.2.6 Touch IC: CHSC5448

1.2.7 Touch screen: On-Cell

1.2.8 Polarizer: Hard Coating Polarizer

2 Mechanical Specifications

Item	Specification	unit
Dimension outline	70.52*123.12*1.67	mm
Resolution	720 RGB x 1280 (Rendering)	dots
Active area	61.884 x 110.016	mm
Diagonal size	4.97	inch
Pixel pitch	28.65*85.95	μm
Glass thickness (LTPS/encapsulation glass)	0.20 / 0.30	mm
LENS thickness	0.55	mm
LENS Material	Glass	-
Surface hardness	≥6H	-
Surface treatment	NA	-
Module bonding technology	Optical bonding	-
Weight	29	g

3 Maximum Rating

Parameter	Symbol	Spec			Unit	Note
		Min.	Typ.	Max.		
Analog/ boost power voltage	VCI	-0.3	-	5.5	V	-
I/O voltage	VDDIO	-0.3	-	5.5	V	-
Power IC Input Voltage	VBAT	-0.3	-	6	V	-
Operating temperature	Top	-20	-	70	℃	-
Storage temperature	Tstg	-30	-	80	℃	-
Power Consumption			2000	2300	mW	-

4 Electrical Specifications

4.1 Electrical Characteristics


4.1.1 Current Characteristic:

4.1.2

Item	Symbol	Min.	Typ.	Max.	Unit	Remark
Power IC Input Voltage	VBAT	2.9	-	4.5	V	Ref
Digital Power supply	VDDI	1.65	1.8	3.6	V	Ref
Analog Power supply	VCI	2.5	3.3	4.8	V	Ref
TP Power Supply voltage	AVDD	2.7	-	3.6	V	-
TP I/O Digital Voltage	lovcc	1.65	-	3.6	V	

Mode	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Full White @350 Nits	IVBAT	IVBAT=4V VCI=3.3V VDDIO=1.8V @ Full white 450 nits	-	300	380	mA	-
	IVCI		-	2	3	mA	-
	IVDDIO		-	15	20	mA	-
TP Normal Operation	Iopr	AVDD=3.3V Iovcc = 1.8V		16		mA	-
TP Monitor	Imon			0.6		mA	-
TP Sleep	Islp			40		uA	-

4.1.3 Application circuit:




4.2 I/O Connection and Block Diagrams

4.2.1 I/O Connection

#	Pin_name	I/O	Description
1	GND	Power	The power ground
2	VBAT	Power	Power IC Input Voltage
3	VBAT	Power	Power IC Input Voltage
4	VBAT	Power	Power IC Input Voltage
5	VBAT	Power	Power IC Input Voltage
6	VBAT	Power	Power IC Input Voltage
7	GND	Power	The power ground
8	GND	Power	The power ground
9	GND	Power	The power ground
10	MTP_PWR	Power	Power supply for OTP. Leave the pin to open when not in use.
11	TE	O	Tear effect output
12	RESX	I	This signal will reset the device and must be applied to properly initialize the chip. Active low.
13	VDDIO	Power	Driver IC digital I/O supply

	14	GND	Power	The power ground
	15	D2P	I/O	MIPI DSI data2+
	16	D2N	I/O	MIPI DSI data2-
	17	GND	Power	The power ground
	18	D1P	I/O	MIPI DSI data1+
	19	D1N	I/O	MIPI DSI data1-
	20	GND	Power	The power ground
	21	CLKP	I	MIPI DSI clock+
	22	CLKN	I	MIPI DSI clock-
	23	GND	Power	The power ground
	24	D0P	I/O	MIPI DSI data0+
	25	D0N	I/O	MIPI DSI data0-
	26	GND	Power	The power ground
	27	D3P	I/O	MIPI DSI data3+
	28	D3N	I/O	MIPI DSI data3-
	29	GND	Power	The power ground
	30	VCI	Power	Driver IC analog supply
	31	GND	Power	The power ground
	32	TP_VCC	Power	TP IC digital power supply
	33	TP_VDDI	Power	TP IC digital I/O supply
	34	TP_INT	I/O	Interrupt request to the host, orWakeup request from the host.
	35	TP_SDA	I/O	I2C Data Input & Output
	36	TP_SCL	I/O	I2C Clock Input
	37	TP_RESX	I	External Reset,Low is Active
	38	NC	/	NC
	39	GND	Power	The power ground


4.2.2 Display Module Block Diagram




4.3 Recommended Operating Sequence

4.3.1 Power onsequence

1. Power ON for Normal VCI Case: $T_r > 1\text{ms}$



2. Power ON for fast VCI Case: $T_r < 1\text{ms}$




Note: If VCI's rising time is smaller than 1ms, it is suggested to use VCI H-L-H sequence to avoid the start-up issue due to fast VCI ramp up.

--the 1st H is suggested to be 20ms

--the L period is the time that can make Voff in between 2.6V and 1.5V.


(for example, when the discharge time is 20ms and 200ms for VCI to drop below 2.6V and 1.5V, respectively. Then the Toff is suggested to be $> 20\text{ms}$ and $< 200\text{ms}$.)

4.3.2 Power offsequence




4.4 AC Characteristics (MIPI)


4.4.1 HS Data Transmission Burst




4.4.2 HS ClockTransmission



4.4.3 Turnaround Procedure



Bus turnaround (BAT) from MPU to display module timing



Bus turnaround (BAT) from display module to MPU timing

4.4.4 Timing Parameters

Timing Parameters:

Parameter	Description	Min	Typ	Max	Unit
$T_{CLK-POST}$	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of $T_{HS-TRAIL}$ to the beginning of $T_{CLK-TRAIL}$.	$60ns + 52*UI$			ns
$T_{CLK-TRAIL}$	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60			ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	300			ns
$T_{CLK-TERM-EN}$	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses $V_{IL,MAX}$.	Time for Dn to reach $V_{TERM-EN}$		38	ns
$T_{CLK-PREPARE}$	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38		95	ns
$T_{CLK-PRE}$	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8			UI
$T_{CLK-PREPARE} + T_{CLK-ZERO}$	$T_{CLK-PREPARE}$ + time that the transmitter drives the HS-0 state prior to starting the Clock.	300			ns
$T_{D-TERM-EN}$	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses $V_{IL,MAX}$.	Time for Dn to reach $V_{TERM-EN}$		$35 ns + 4*UI$	
$T_{HS-PREPARE}$	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	$40ns + 4*UI$		$85 ns + 6*UI$	ns
$T_{HS-PREPARE} + T_{HS-ZERO}$	$T_{HS-PREPARE}$ + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	$145ns + 10*UI$			ns
$T_{HS-TRAIL}$	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	$60ns + 4*UI$			ns


Low Power Mode :

Parameter	Description	Min	Typ	Max	Unit	Notes
$T_{LPX(M)}$	Transmitted length of any Low-Power state period of MCU to display module	50		150	ns	1,2
$T_{TA-SURE(M)}$	Time that the display module waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	$T_{LPX(M)}$		$2 \cdot T_{LPX(M)}$	ns	2
$T_{LPX(D)}$	Transmitted length of any Low-Power state period of display module to MCU	50		150	ns	1,2
$T_{TA-GET(D)}$	Time that the display module drives the Bridge state (LP-00) after accepting control during a Link Turnaround.		$5 \cdot T_{LPX(D)}$		ns	2
$T_{TA-GO(D)}$	Time that the display module drives the Bridge state (LP-00) before releasing control during a Link Turnaround.		$4 \cdot T_{LPX(D)}$		ns	2
$T_{TA-SURE(D)}$	Time that the MPU waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	$T_{LPX(D)}$		$2 \cdot T_{LPX(D)}$	ns	2

NOTE:

1. T_{LPX} is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.
2. Transmitter-specific parameter

4.4.5 Timing requirements for RESETB



Reset input timing:

IOVCC=1.65 to 3.6V, VDD=2.5 to 3.6V, AGND=DGND=0V, Ta=-40 to 85°C

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
t_{RESW}	*1) Reset low pulse width	RESX	10	-	-	-	μs
t_{REST}	*2) Reset complete time	-	-	-	5	When reset applied during Sleep in mode	ms
		-	-	-	120	When reset applied during Sleep out mode	ms


Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5 μs	Reset Rejected
Longer than 10 μs	Reset
Between 5 μs and 10 μs	Reset starts (It depends on voltage and temperature condition.)

Note 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for H/W reset.

Note 3. During Reset Complete Time, data in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (t_{REST}) within 5ms after a rising edge of RESX.

Note 4. Spike Rejection also applies during a valid reset pulse as shown below:



Note 5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

5 Electro-Optical Specification


Item	Symbol		Conditions	Min.	Typ.	Max.	Unit	Remark
Brightness			L255	450	500	.	cd/m ²	Note1
Brightness Uniformity			L255	75		.	%	Note2
Contrast Ratio		CR	Normal to surface	60,000		.	.	Note3
CIE Chromaticity	White	x	Normal to surface	0.27	0.29	0.31	.	
		y		0.29	0.31	0.33	.	
	Red	x		0.64	0.67	0.70	.	
		y		0.30	0.33	0.36	.	
	Green	x		0.15	0.20	0.25	.	
		y		0.67	0.72	0.77	.	
	Blue	x		0.09	0.13	0.17	.	
		y		0.02	0.06	0.10	.	
Color Gamut			vs. NTSC	90	105		%	
Viewing angle			U/D/L/R CR≥ 1000	80		.	°	
Color shift (JNCD)			@ 45 degree			6		Note4
Cross-talk				.	.	2	%	Note5
Gamma			V(Gray)= 48,72,104, 132,164, 192,224,255	2.0	2.2	2.4	.	
Response time				.	.	2	ms	Note6
Color Temperature				6537	7437	8337	K	
Flicker			Normal Θ = Φ = 0 °			-40	dB	Note 7
Image Retention						3	min	Note 8
Image Sticking						3	hrs	Note 9
Color Uniformity			Full White Δ u'v'			0.012		Note 10
Lifetime			Ta=25℃	30000			Hrs	

※亮度均匀度以 L255进行测量。

※Mura 检测在 L128 状态进行判别

Note1: Temp.25℃ , (Angle 、 distance)


Environmental conditions: Temp.25℃±3℃ , 65±20%RH , Dark Room 。
Distance of OLED display center to measuring machine is 50cm.



Note2: Brightness Uniformity definition

Measure 9 points of Display Brightness,

$$\text{Luminance uniformity} = \frac{(\text{Min Luminance of 9 points})}{(\text{Max Luminance of 9 points})} \times 100\%$$




Note3: Contrast Ratio

Dark Room C.R=LW/LB

LW: full white brightness of display center P0;

LB : full black brightness of display center P0.

Contrast Ratio Uniformity = CRmin / CRmax




Note4: Color Shift JNCD

- For JNCD measure:
- Fix on the white pattern,
- On the condition $\theta=0$ $F=0^\circ$, we can get the color coordinate (u_1', v_1') and on $\theta F=45^\circ$ we can get another color coordinate (u_2', v_2')
- $\Delta = \text{Square Root}((u_2' - u_1')^2 + (v_2' - v_1')^2)$
- JNCD stands for "Just Noticeable Color Difference"
- For the (u', v') color space $\text{JNCD} = 0.0040$.
- 4 JNCD means $\Delta u'v' < 0.016$


Note5: Cross-talk

22% black window, 128 gray background. Pattern Left/Right 9mm shift

$$\text{Crosstalk}(V) = \max\left(\left|\frac{L_{V1} - L_{V2}}{L_{V2}}\right| \times 100, \left|\frac{L_{V3} - L_{V4}}{L_{V4}}\right| \times 100\right)$$




$$Crosstalk(H) = \max \left(\left| \frac{L_{H1} - L_{H2}}{L_{H2}} \right| \times 100, \left| \frac{L_{H3} - L_{H4}}{L_{H4}} \right| \times 100 \right)$$



Note6: Response Time


Response time=Pixel turn on and turn off time (White<=>Black).

It is measuring transition time from 10% to 90% of luminance.



Note 7: Flicker

Suggested Instruments: Konica Minolta CA-310 or Klein Instruments K-8



Odd row : L0 Black
Even row : L186 gray level

Flicker Test Pattern

The flicker level is defined by Fast Fourier Transformation (FTT) as follows:

$$Flicker = 20 \log_{10} \left(2 \frac{f_{FFT}(n)}{f_{FFT}(0)} \right) + FS(Hz) \quad (dB)$$


Where

$f_{FFT}(n)$ is the n-th FFT coefficient.

$f_{FFT}(0)$ is the 0-th FFT coefficient which is DC component.


$FS(Hz)$ is the flicker sensitivity as a function of frequency.

The peak flicker level shall be reported based on the calculation using above formula in which $FS(Hz)$ is determined by the flicker weighing factor shown below.




Note8: Image Retention

Using chessboard pattern (8 * 8) light on 1hr, and switch to 127gray. The Image retention should not be seen after 3 mins.

**Note9: Image Sticking**

Using chessboard pattern (8 * 8) light on 3 hrs, and switch to 127 gray.


The Image Sticking should not be seen after 60 min with ND02 filter (image sticking disappear after stewing).



Note10: Color Uniformity

Total 9 measure points should set as shown in the following figures. The CIE 1967 Standards shall be used. The color difference is calculated by using following formula:

Max ($\Delta u'v'$) (the max $\Delta u'v'$ value between two random point of 9 point)



6 Reliability

6.1 Environmental Test

No	Item	Conditions	Quantity	Note
1	High Temperature Operating (HTO)	70 °C / 48 hrs	5pcs	After testing - No clearly visible defects or remarkable deterioration of display quality. However, any polarizer's deteriorations by the high temperature/ High humidity test are permitted. No function-related abnormalities.
2	Low Temperature Operating (LTO)	-20 °C / 48 hrs	5pcs	
3	High Temperature Storage (HTS)	80 °C / 48 hrs	5pcs	
4	Low Temperature Storage (LTS)	-30 °C / 48 hrs	5pcs	
5	High Temperature / High Humidity Operating (HTHHO)	60 °C / 93% R.H. / 96hrs	5pcs	
6	High Temperature/ High Humidity Storage (HTHHS)	60 °C / 93% R.H. / 96hrs	5pcs	

6.2 Electrical Test

No	Item	Conditions	Note
1	Air discharged Criteria C	$\pm 8\text{kV}$	After testing - Hard defects should not happen. - If it would be recovered to normal state after resetting, it would be judged as a good state. (Class C)
2	Contact discharged Criteria C	$\pm 4\text{kV}$	


6.3 Mechanical Test

No	Item	Conditions	Note
1	Glass Strength Test	4PB , B10 >100MPa (stress)	
2	Ball Drop Test	0.2J @ center 32g, 45cm 屏幕中心 3 次, 四个角各 1 次	Module with CG
3	Drop Test	10 Drops: 6 surfaces / 3 edges / 1 corner/ for Carton test & Gift Box Test 0~9kg /92cm 9.2kg~ 18.2kg /76cm 18.3kg~27.2kg /61cm 27.3kg~45.4kg /46cm	Package
4	Vibration Test	Acceleration: 1.48Grms 5~ 100Hz 0.015G ² /Hz / 100~200Hz -6dB/Oct/ 200Hz 0.0038G ² /Hz / Test Time : 30 min	Package

7 Handling Precautions

- 7.1 When cleaning ITO pad, avoid using hard and abrasive material or corrosive solution
- 7.2 Keep module away from direct sunlight or fluorescent light, and keep it at room temperature and humidity
- 7.3 Strong impact & pressure on module and packing is prohibited
- 7.4 Following normal power on/off sequence is necessary for preventing abnormal display or permanent damage to display
- 7.5 Optimal contrast ratio under ideal voltage is AMOLED module's characteristic, hence it is recommended a voltage control function available
- 7.6 Image sticking may occur if an image displays for an extended period of time
- 7.7 When interfered by system's overall mechanical design, an abnormal display may occur
- 7.8 After considering emitting energy, you should plan your design to satisfy EMI standards.
- 7.9 Host side should place a surge-prevent circuit at power trace (ie: VCI, Vddi) to protect AMOLED module.

8 Outline DimensionDrawing



9 Packing Specification